CPC 2006 CPC 2006

Call for Participation
Current List of
Program (List of Talks)
Registration Form
Travel Information

Funded by the Vicerreitoría de Investigación of the University of A Coruña and the Ministry of Education and Science of Spain

Universidade de A Coruña Ministerio de
		      Educación y Ciencia

Optimizing Cache Locality by Static Array Redimensioning

E. Herruzo1, E.L. Zapata2 and O. Plata2
1 Department of Electronics, University of Córdoba, Spain
2 Department of Computer Architecture, University of Málaga, Spain

The paper describes a framework for analyzing the cache content on affine references to arrays in loops. The framework is based on a minimum set of key cache parameters. We study the relation between these cache parameters and the data memory layout of arrays to demonstrate how to use static array redimensioning to optimize cache locality. We present an algorithm to carry out intra-array padding for total cache occupation, as well as several new techniques to accomplish the following: maximizing the use of the cache for a single loop nest, optimizing the whole cache memory hierarchy, and global code optimization. We also present an extensive experimental evaluation of our techniques using codes extracted from NAS, Spec2000 and perfectB benchmarks.

Back to the Workshop Program 

Please contact our webadmin with any comments or changes.